Petri Nets and Model Checking in Circuit Design

Lana Josipović

December 2023







High-Level Synthesis: From Programs to Circuits



High-Level Synthesis: From Programs to Circuits



A Different Way to Do HLS

Static scheduling (standard HLS tool): decide at compile time when each operation executes



Circuit regulated by a centralized FSM → All execution times predetermined and,

sometimes, conservative (slow circuit)

Dynamic scheduling (our HLS approach): decide at runtime when each operation executes



Circuit regulated by distributed handshake logic → Flexible execution times (fast circuit)

A Different Way to Do HLS

Static scheduling (standard HLS tool): decide at compile time when each operation executes



Dynamic scheduling (our HLS approach): decide at runtime when each operation executes



A Different Way to Do HLS

Static scheduling (standard HLS tool): decide at compile time when each operation executes



Dynamic scheduling (our HLS approach): decide at runtime when each operation executes



Dynamically Scheduled Circuits

- Asynchronous circuits: operators triggered when inputs are available
 - Budiu et al. Dataflow: A complement to superscalar. ISPASS'05.
- Dataflow, latency-insensitive, elastic: the synchronous version of it
 - Cortadella et al. Synthesis of synchronous elastic architectures. DAC'06.
 - Carloni et al. Theory of latency-insensitive design. TCAD'01.
 - Jacobson et al. Synchronous interlocked pipelines. ASYNC'02.
 - Vijayaraghavan and Arvind. Bounded dataflow networks and latency-insensitive circuits. MEMOCODE'09.

High-level synthesis of dynamically scheduled circuits





Dataflow Circuits

- We use the SELF (Synchronous ELastic Flow) protocol
 - Cortadella et al. Synthesis of synchronous elastic architectures. DAC'06.
- Every component communicates via a pair of handshake signals
- Make scheduling decisions at runtime
 - As soon as all conditions for execution are satisfied, an operation starts



Dataflow Circuits

- We use the SELF (Synchronous ELastic Flow) protocol
 - Cortadella et al. Synthesis of synchronous elastic architectures. DAC'06.
- Every component communicates via a pair of handshake signals
- Make scheduling decisions at runtime
 - As soon as all conditions for execution are satisfied, an operation starts



Dataflow Circuits

- We use the SELF (Synchronous ELastic Flow) protocol
 - Cortadella et al. Synthesis of synchronous elastic architectures. DAC'06.
- Every component communicates via a pair of handshake signals
- Make scheduling decisions at runtime
 - As soon as all conditions for execution are satisfied, an operation starts



















```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



| fc | or (i=0; i <n; i++)="" th="" {<=""></n;> |
|----|---|
| | <pre>hist[x[i]] = hist[x[i]] + weight[i];</pre> |
| } | |




```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```


Backpressure due to insufficient token capacity: no pipelining and low performance


```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```


Buffers as registers to break combinational paths

```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```


Buffers as FIFOs to regulate throughput


```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```

Represent program loops as choice-free Petri nets

- Analyze average token flow through the circuit (continuous Petri net)
- Determine buffer positions & sizes (token capacity)
- Maximize throughput for a target clock period

Saving Resources through Sharing

- Static HLS: share units between operations which execute in different clock cycles
- Dynamic HLS: share units based on their average utilization with tokens

Saving Resources through Sharing

- Static HLS: share units between operations which execute in different clock cycles
- Dynamic HLS: share units based on their average utilization with tokens

```
for (i = 0; i < N; i++) {
    a[i] = a[i]*x;
    b[i] = b[i]*y;
}</pre>
```


Units fully utilized (high throughput, II = 1) Sharing not possible without damaging throughput

Use choice-free Petri net model to decide what to share

Josipović, Marmet, Guerrieri, and Ienne. Resource Sharing in Dataflow Circuits. FCCM 2022. Best Paper Award Nominee

Saving Resources through Sharing

- Static HLS: share units between operations which execute in different clock cycles
- Dynamic HLS: share units based on their average utilization with tokens

to decide what to share

Josipović, Marmet, Guerrieri, and Ienne. Resource Sharing in Dataflow Circuits. FCCM 2022. Best Paper Award Nominee

Reaping the benefits of dynamic scheduling

Out-of-order memory

Speculative execution

We Need a Load-Store Queue (LSQ)!

• Processor LSQs keep dependent memory accesses in the original program order

• Application-specific LSQs for dataflow circuits

Speculation in Dataflow Circuits

- Contain speculation in a region of the circuit delimited by special components
 - Issue speculative tokens (pieces of data which might or might not be correct)
 - Squash and replay in case of misspeculation

Dynamatic: An Open-Source HLS Compiler

• From C/C++ to synthesizable dataflow circuit description

Reduced execution time in irregular benchmarks (speedup of up to 14.9X)

But... dataflow computation is resource-expensive!

The Cost of Dataflow Computation

for (i=0; i<N; i++) {</pre> a[i] = a[i]*c; } Merge data valideady Buff 1 Fork Load a[i] С **FIFO** Fork . . . * Ν Store a[i] Branch

The Cost of Dataflow Computation

Distributed dataflow handshake mechanism: resource and frequency overhead

The Cost of Dataflow Computation

Do we need expensive dataflow logic *everywhere*?

Removing Excessive Dynamism

Removing Excessive Dynamism

Restrict the generality of dataflow logic whenever it is not needed

Removing Excessive Dynamism

How to guarantee correctness of simplifications for *any possible* circuit behavior?

How to Guarantee Correctness?

Proving Properties to Eliminate Excessive Dynamism

For each channel: prove the **absence of backpressure** (remove logic to compute the ready signal) AG (valid \rightarrow ready)

Proving Properties to Eliminate Excessive Dynamism

For each channel: prove the **absence of backpressure** (remove logic to compute the ready signal) AG (valid \rightarrow ready)

For each pair of channels: prove trigger equivalence (remove logic to compute one of the valid signals) AG (valid1 \leftrightarrow valid2)

Proving Properties to Eliminate Excessive Dynamism

For each channel: prove the **absence of backpressure** (remove logic to compute the ready signal) AG (valid \rightarrow ready)

For each pair of channels: prove trigger equivalence (remove logic to compute one of the valid signals) AG (valid1 \leftrightarrow valid2)

Up to 50% area reduction without a performance penalty

But it is very slow (~hrs)...

Ensuring Scalability by Compositional Verification

- **Decompose circuit** into regions whose properties can be verified independently
- Abstract the complexity of other regions into simpler nodes that have the same properties as the circuit they encapsulate

Ensuring Scalability by Compositional Verification

- **Decompose circuit** into regions whose properties can be verified independently
- Abstract the complexity of other regions into simpler nodes that have the same properties as the circuit they encapsulate

Up to 8X reduction in checking time

DYNAMO: Digital Systems and Design Automation Group

Enable diverse users to accelerate compute-intensive applications on hardware platforms

MSc & BSc Projects and Theses

- Use **Petri nets** to describe circuits and their behaviors
 - Component modelling
 - Performance and area optimizations
- Use model checking to prove circuit properties and improve their quality
 - Checking more complex properties
 - Dealing with scalability issues
- And many other topics...
- Check link on last slide for (non-exhaustive) list of projects!

Come work with us! ③

MSc Course in Spring 2024: Synthesis of Digital Circuits

- Algorithms, tools, and methods to generate circuits from high-level programs
 - How does 'classic' HLS work?
- Recent advancements and current challenges of HLS for FPGAs
 - What is HLS still missing?
- Course organization
 - First part: lectures+exercises
 - Second part: practical work + seminar-like discussions
- Link to Course Catalogue info (2024)

Hope to see you there! ③

DYNAMO: Digital Systems and Design Automation Group

dynamo.ethz.ch ljosipovic@ethz.ch

Project list 2024