Petri Nets and Model Checking in Circuit Design

Lana Josipović

December 2024



Hardware Acceleration for High Parallelism & Energy Efficiency



How to perform hardware design?

... circuit design is often considered a "black art", restricted to only those with years of training in electrical engineering... [cacm.acm.org/magazines/2023/1/]

Digital Systems and Design Automation Group (DYNAMO)

High-level abstractions



programming languages, software applications

Hardware compilers



formal methods, machine learning, electronic design automation

Hardware design



systems, digital design, computer architecture



Make hardware design broadly accessible, fast, and reliable

Digital Systems and Design Automation Group (DYNAMO)

Efficient design space exploration for hardware design



Balor: a GNN-based hardware quality estimator (41% estimation error reduction w.r.t. SoTA) [ICCAD'24, Winner of AMD's ML Contest for Chip Design with HLS]

Towards provably correct circuit design



Unverified circuit: conservative & costly

Formal proof: **R** is always true correct and cheap

Verified circuit:

ElasticMiter: A formal verification framework for circuit simplification (up to 50% area reduction) [FPGA'23, ICCAD'23, FPGA'24]

Compiling software programs into high-performance circuits



Dynamatic: an open-source high-level synthesis compiler (14.9X speedup over standard HLS circuits) [FPGA'18 Best Paper Candidate, FPGA'20 Best Paper Award]

Architecture-aware hardware optimizations



MapBuf: Simultaneous pipelining and technology mapping for high-frequency circuits [ICCAD'23 Best Paper Candidate, DAC'23]





Processing in memory

SW

1. How to make hardware design accessible to non-experts?

2. How to automatically extract parallelism from software code?

3. How to verify circuits and circuit transformations?

4. How to understand & leverage hardware implementation details?

HW









High-Level Synthesis: From Programs to Circuits



High-Level Synthesis: From Programs to Circuits



A Different Way to Do HLS

Static scheduling (standard HLS tool): decide at compile time when each operation executes



Circuit regulated by a centralized FSM → All execution times predetermined and,

sometimes, conservative (slow circuit)

Dynamic scheduling (our HLS approach): decide at runtime when each operation executes



Circuit regulated by distributed handshake logic → Flexible execution times (fast circuit)

A Different Way to Do HLS

Static scheduling (standard HLS tool): decide at compile time when each operation executes



Dynamic scheduling (our HLS approach): decide at runtime when each operation executes



A Different Way to Do HLS

Static scheduling (standard HLS tool): decide at compile time when each operation executes



Dynamic scheduling (our HLS approach): decide at runtime when each operation executes



Dynamically Scheduled Circuits

- Asynchronous circuits: operators triggered when inputs are available
 - Budiu et al. Dataflow: A complement to superscalar. ISPASS'05.
- Dataflow, latency-insensitive, elastic: the synchronous version of it
 - Cortadella et al. Synthesis of synchronous elastic architectures. DAC'06.
 - Carloni et al. Theory of latency-insensitive design. TCAD'01.
 - Jacobson et al. Synchronous interlocked pipelines. ASYNC'02.
 - Vijayaraghavan and Arvind. Bounded dataflow networks and latency-insensitive circuits. MEMOCODE'09.



Make scheduling decisions at runtime: as soon as all conditions for execution are satisfied, an operation starts

High-level synthesis of dynamically scheduled (dataflow) circuits

HLS of Dynamically Scheduled Circuits



















```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



fc	or (i=0; i <n< th=""><th>l; i++) {</th><th></th><th></th></n<>	l; i++) {		
	hist[x[i]]	= hist[x[i]]	+	weight[i];
}				





```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



Backpressure due to insufficient token capacity: no pipelining and low performance

HLS of Dynamically Scheduled Circuits



```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



Buffers as registers to break combinational paths

```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



Buffers as FIFOs to regulate throughput







```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```

Represent program loops as choice-free Petri nets

- Analyze average token flow through the circuit (continuous Petri net)
- Determine buffer positions & sizes (token capacity)
- Maximize throughput for a target clock period

HLS of Dynamically Scheduled Circuits



Saving Resources through Sharing

- Static HLS: share units between operations which execute in different clock cycles
- Dynamic HLS: share units based on their average utilization with tokens

```
for (i = 0; i < N; i++) {
    a[i] = a[i]*x;
    b[i] = b[i]*y;
}
M1 M2</pre>
```

Saving Resources through Sharing

- Static HLS: share units between operations which execute in different clock cycles
- Dynamic HLS: share units based on their average utilization with tokens

```
for (i = 0; i < N; i++) {
    a[i] = a[i]*x;
    b[i] = b[i]*y;
}</pre>
```



Units fully utilized (high throughput, II = 1) Sharing not possible without damaging throughput

Use choice-free Petri net model to decide what to share

Josipović, Marmet, Guerrieri, and Ienne. Resource Sharing in Dataflow Circuits. FCCM 2022. Best Paper Award Nominee

Saving Resources through Sharing

- Static HLS: share units between operations which execute in different clock cycles
- Dynamic HLS: share units based on their average utilization with tokens



to decide what to share

Josipović, Marmet, Guerrieri, and Ienne. Resource Sharing in Dataflow Circuits. FCCM 2022. Best Paper Award Nominee

HLS of Dynamically Scheduled Circuits



Dynamatic: An Open-Source HLS Compiler

• From C/C++ to synthesizable dataflow circuit description



Reduced execution time in irregular benchmarks (speedup of up to 14.9X)

But... dataflow computation is resource-expensive!

HLS of Dynamically Scheduled Circuits



The Cost of Dataflow Computation

for (i=0; i<N; i++) {</pre> a[i] = a[i]*c; } Merge data valideady Buff 1 Fork Load a[i] **FIFO** Fork . * Ν Store a[i] Branch

The Cost of Dataflow Computation



Distributed dataflow handshake mechanism: resource and frequency overhead

The Cost of Dataflow Computation



Do we need expensive dataflow logic *everywhere*?

Removing Excessive Dynamism



Removing Excessive Dynamism



Restrict the generality of dataflow logic whenever it is not needed

Removing Excessive Dynamism



How to guarantee correctness of simplifications for *any possible* circuit behavior?

How to Guarantee Correctness?



Proving Properties to Eliminate Excessive Dynamism



For each channel: prove the **absence of backpressure** (remove logic to compute the ready signal) AG (valid \rightarrow ready)

Proving Properties to Eliminate Excessive Dynamism



For each channel: prove the **absence of backpressure** (remove logic to compute the ready signal) AG (valid \rightarrow ready)

For each pair of channels: prove trigger equivalence (remove logic to compute one of the valid signals) AG (valid1 \leftrightarrow valid2)

Proving Properties to Eliminate Excessive Dynamism



For each channel: prove the **absence of backpressure** (remove logic to compute the ready signal) AG (valid \rightarrow ready)

For each pair of channels: prove trigger equivalence (remove logic to compute one of the valid signals) AG (valid1 \leftrightarrow valid2)

Up to 50% area reduction without a performance penalty

But it is very slow (~hrs)...

Reducing the Cost of Dataflow Circuits

How to eliminate excessive dynamism?



Formal verification for redundant handshake logic removal

 \rightarrow 50% resource reduction

Reducing the Cost of Dataflow Circuits

How to eliminate excessive dynamism?



Formal verification for redundant handshake logic removal

 \rightarrow 50% resource reduction

How to make dynamism removal **more scalable?**



Inductive invariants for fast & scalable verification

 \rightarrow from days to minutes

Reducing the Cost of Dataflow Circuits

Buf

"Idle

How to eliminate excessive dynamism?



Formal verification for redundant handshake logic removal

 \rightarrow 50% resource reduction

How to make dynamism removal more scalable?





 \rightarrow from days to minutes

How to make dynamism removal more effective?



Latency and occupancy balancing for suppressing spurious dynamism \rightarrow same resources as static HLS

Same resources as static HLS, all performance benefits of dynamic scheduling maintained

Xu and Josipović. Suppressing Spurious Dynamism of Dataflow Circuits via Latency and Occupancy Balancing. FPGA'24.

MSc & BSc Projects and Theses

- Use **Petri nets** to describe circuits and their behaviors
 - Component modelling
 - Performance and area optimizations
- Use model checking to prove circuit properties and improve their quality
 - Checking more complex properties
 - Dealing with scalability issues
- And many other topics...
- Check link on last slide for (non-exhaustive) list of projects!

Come work with us! ③

MSc Course in Spring 2025: Synthesis of Digital Circuits

- Algorithms, tools, and methods to generate circuits from high-level programs
 - How does 'classic' HLS work?
- Recent advancements and current challenges of HLS for FPGAs
 - What is HLS still missing?
- Course organization
 - First part: lectures+exercises
 - Second part: practical work + seminar-like discussions
- Link to Course Catalogue info (2025)

Hope to see you there! ③

DYNAMO: Digital Systems and Design Automation Group





dynamo.ethz.ch ljosipovic@ethz.ch



Project list 2025

Thanks! 🙂