

# Discrete Event Systems


- Verification of Finite Automata -


Lothar Thiele

## Overview

- **Introduction**
- Binary Decision Diagrams
  - Representation of Boolean Functions
  - Comparing two circuits
  - Representation of Sets
- Finite Automata
  - Reachability of States
  - Comparing two finite automata
  - Proving properties of finite automata
    - Computation Tree Logic (CTL)
    - Evaluating formulas
    - Verification of finite automata

What can finite automata be used for?





## Verification of Finite Automata

Questions:

- Does the system specification model the desired behavior correctly?
- Do implementation and specification describe the same behavior?
- Can the system enter an undesired (or dangerous) state?


Possible solutions:

- Simulation (sometimes also called validation): Unless the simulation is exhaustive, i.e., all possible input sequences are tested, the result is not trustworthy. In general, simulation can only show the presence of errors but not the absence (correctness).
- Formal analysis (sometimes also called verification): Formal (unambiguous) proof of correctness.

→ this is what we will do

## Verification of Finite Automata

- Due to the finite number of states, proving properties of a finite state machine can be done by enumeration.
- As computer systems have finite memory, properties of processors (and embedded systems in general) could be shown in principle.
- But is enumeration a reasonable approach in practice?



memory	number of states
8 Bit	256
32 Bit	4 10 <sup>9</sup>
1KBit	10 <sup>300</sup>
1MBit	10 <sup>300 000</sup>
1GBit	10 <sup>300 000 000</sup>


## Verification of Finite Automata

- There have been **major breakthroughs** in recent years on the verification of finite automata with very large state spaces. Prominent methods are based on
  - symbolic model checking via **binary decision diagrams** (covered in this course) and
  - transformation to a **Boolean Satisfiability (SAT)** problem (not covered in this course).
- **Symbolic model checking** is a method of verifying temporal properties of finite (and sometimes infinite) state systems that relies on a symbolic representation of sets, typically as Binary Decision Diagrams (BDD's).
- **Verification** is used in industry for proving the correctness of complex digital circuits (control, arithmetic units), safety-critical software and embedded systems (traffic control, train systems, security protocols).

## Recap Finite Automata (now with output)

A finite automaton (FA) with output is a 5-tuple  $(Q, \Sigma, \delta, \omega, q_0)$  where


- $Q$  is a finite set called the states,
- $\Sigma$  is a finite set called the alphabet,
- $\delta : Q \times \Sigma \rightarrow Q$  is the transformation function,
- $\omega : Q \times \Sigma \rightarrow \Sigma$  is the output function, and
- $q_0 \in Q$  is the start state.




9

## Verification Scenarios

- Comparison of specification and implementation



- Proving properties



10

## Overview

- Introduction
- **Binary Decision Diagrams**
  - **Representation of Boolean Functions**
  - Comparing two circuits
  - Representation of Sets
- Finite Automata
  - Reachability of States
  - Comparing two finite automata
  - Proving properties of finite automata
    - Computation Tree Logic (CTL)
    - Evaluating formulas
    - Verification of finite automata

11


## Basic concept of verification using BDDs

- BDDs represent Boolean functions.
- Therefore, they can be used to describe sets of states and transformation relations.
- Due to the unique representation of Boolean functions, BDDs can be used to proof equivalence between Boolean functions or between sets of states.
- BDDs can easily and efficiently be manipulated.

12

## Binary Decision Diagrams (BDD)

- Concept
  - Data structure that allows to represent Boolean functions.
  - The representation is unique for a given ordering of variables.
- Structure
  - BDDs contain “decision nodes” which are labeled with variable names.
  - Edges are labeled with input values.
  - Leaves are labeled with output values.



13

## Decomposition


- BDDs are based on the Boole-Shannon-Decomposition:

$$f = \bar{x} \cdot f|_{x=0} + x \cdot f|_{x=1}$$

(we sometimes use + for logical or and · for logical and)

- A Boolean function has two co-factors for each variable, one for each valuation:


- $f|_{x=0}$  : remaining function for  $x=0$
- $f|_{x=1}$  : remaining function for  $x=1$



14

## Variable Order

- BDDs are unique for a given ordering of variables.
- Therefore, this class (variable ordering fixed) is also called Ordered Binary Decision Diagrams (OBDD).
- The ordering is essential for the size of a BDD.



15

## Calculating with BDDs

- **RESTRICT**: Given BDD for  $f$ , determine BDD for  $f|_{x=k}$ .
  - Delete all edges that represent  $x = \bar{k}$ .
  - Remove all nodes that represent  $x$ ; for every pair of edges  $(a, x), (x, b)$  include a new edge  $(a, b)$  and remove the old ones.
- **SIMPLIFY**: Given BDD for  $f$ , determine simplified BDD for  $f$ .
  - Merge equivalent leaves
  - Merge isomorphic nodes, i.e., nodes that represent the same Boolean function.
  - Eliminate redundant nodes.


16

## Calculating with BDDs

- **APPLY:** Given BDDs for  $f$  and  $g$ , determine a BDD for  $f \diamond g$  for some operation  $\diamond$ .

- Combine the two BDDs recursively based on the following relation:

$$f \diamond g = \bar{x} \cdot (f|_{x=0} \diamond g|_{x=0}) + x \cdot (f|_{x=1} \diamond g|_{x=1})$$



- Boolean functions can be converted to BDDs step by step using **APPLY**.

$$y = (x_1 \rightarrow x_2) \otimes x_3 \longrightarrow \begin{aligned} y_1 &= (x_1 \rightarrow x_2) \\ y &= y_1 \otimes x_3 \end{aligned}$$

17

## Calculating with BDDs

- Digital circuits are first converted to a Boolean expression, e.g., first sort the gates topologically and then construct the expression from the end.

- Quantifiers are constructed by **APPLY** and **RESTRICT**:

$$(\exists x : f) \Leftrightarrow (f|_{x=0} + f|_{x=1})$$

$$(\forall x : f) \Leftrightarrow (f|_{x=0} \cdot f|_{x=1})$$

$$(\exists x_1, x_2 : f) \Leftrightarrow (\exists x_1 (\exists x_2 : f))$$

$$(\forall x_1, x_2 : f) \Leftrightarrow (\forall x_1 (\forall x_2 : f))$$

18


## Overview

- Introduction
- **Binary Decision Diagrams**
  - Representation of Boolean Functions
  - **Comparing two circuits**
  - Representation of Sets
- Finite Automata
  - Reachability of States
  - Comparing two finite automata
  - Proving properties of finite automata
    - Computation Tree Logic (CTL)
    - Evaluating formulas
    - Verification of finite automata

19

## Comparison using BDDs

- Boolean (combinatorial) circuits: Compare specification and implementation, or compare two implementations.
- Method:
  - Representation of the two systems in OBDDs, e.g., by applying the **APPLY** operator repeatedly.
  - Compare the structures of the OBDDs.
- Example:



20

# Overview

- Introduction
- **Binary Decision Diagrams**
  - Representation of Boolean Functions
  - Comparing two circuits
  - **Representation of Sets**
- Finite Automata
  - Reachability of States
  - Comparing two finite automata
  - Proving properties of finite automata
    - Computation Tree Logic (CTL)
    - Evaluating formulas
    - Verification of finite automata

# Sets and Relations


- Representation of a subset  $A \subseteq E$ :
  - Binary encoding  $\sigma(e)$  of all elements  $e \in E$ .
  - Subset  $A$  is represented by:  $a \in A \Leftrightarrow \psi_A(\sigma(a))$
  - Stepwise construction of the BDD corresponding to some subset:

$$c \in A \cap B \Leftrightarrow \psi_A(\sigma(c)) \cdot \psi_B(\sigma(c))$$

$$c \in A \cup B \Leftrightarrow \psi_A(\sigma(c)) + \psi_B(\sigma(c))$$

$$c \in A \setminus B \Leftrightarrow \psi_A(\sigma(c)) \cdot \overline{\psi_B(\sigma(c))}$$

$$c \in E \setminus A \Leftrightarrow \overline{\psi_A(\sigma(c))}$$




- Example:  $\forall e \in E: \sigma(e) = (x_1, x_0)$   
 $\sigma(e_0) = (0, 0) \quad \sigma(e_1) = (0, 1) \quad \sigma(e_2) = (1, 0) \quad \sigma(e_3) = (1, 1)$   
 $\psi_A = x_0 \otimes x_1 \Leftrightarrow A = \{(0, 1), (1, 0)\}$

# Sets and Relations using BDDs

- Representation of a relation  $R \subseteq A \times B$ :
  - Binary encoding  $\sigma(a), \sigma(b)$  of all elements  $a \in A, b \in B$
  - Representation of  $R$ :

$$(a, b) \in R \Leftrightarrow \psi_R(\sigma(a), \sigma(b))$$

- Example finite automaton:




# Overview

- Introduction
- Binary Decision Diagrams
  - Representation of Boolean Functions
  - Comparing two circuits
  - Representation of Sets
- **Finite Automata**
  - **Reachability of States**
  - Comparing two finite automata
  - Proving properties of finite automata
    - Computation Tree Logic (CTL)
    - Evaluating formulas
    - Verification of finite automata

## Reachability of States

- Problem: Is a state  $q \in Q$  reachable by a sequence of state transitions?
- Method:
  - Represent set of states and the transformation relation as OBDDs.
  - Use these representations to transform set of sets. Set  $Q_i$  corresponds to the set of states reachable after  $i$  transitions.
  - Iterate the transformation until a fixed-point is reached, i.e., until the set of states does not change anymore (steady-state).
- Example:



25

But drawing state-diagrams is not feasible in general.

26

But drawing state-diagrams is not feasible in general.



1. Work with sets of states
2. Use characteristic functions to represent sets of states
3. Use BDDs to encode characteristic functions

27

## Reachability of States

- Transformation of sets of states:
  - Determine the set of all direct successor states of a given set of states  $Q$  by means of the transformation function  $\delta$  :

$$Q' = \text{Suc}(Q, \delta) = \{q' \mid \exists q \text{ with } \psi_Q(q) \cdot \psi_\delta(q, q')\}$$

As we neglect the input in the above formulation, we use  $\psi_\delta(q, q') = (\exists u : \psi_\delta(u, q, q'))$


28

## Reachability of States

- Transformation of sets of states:
  - Determine the set of all direct successor states of a given set of states  $Q$  by means of the transformation function  $\delta$  :

$$Q' = \text{Suc}(Q, \delta) = \{q' \mid \exists q \text{ with } \psi_Q(q) \cdot \psi_\delta(q, q')\}$$

As we neglect the input in the above formulation, we use  $\psi_\delta(q, q') = (\exists u : \psi_\delta(u, q, q'))$




29

## Reachability of States

- Transformation of sets of states:
  - Determine the set of all direct successor states of a given set of states  $Q$  by means of the transformation function  $\delta$  :

$$Q' = \text{Suc}(Q, \delta) = \{q' \mid \exists q \text{ with } \psi_Q(q) \cdot \psi_\delta(q, q')\}$$

As we neglect the input in the above formulation, we use  $\psi_\delta(q, q') = (\exists u : \psi_\delta(u, q, q'))$




30

## Reachability of States

- Transformation of sets of states:
  - Determine the set of all direct successor states of a given set of states  $Q$  by means of the transformation function  $\delta$  :

$$Q' = \text{Suc}(Q, \delta) = \{q' \mid \exists q \text{ with } \psi_Q(q) \cdot \psi_\delta(q, q')\}$$

As we neglect the input in the above formulation, we use  $\psi_\delta(q, q') = (\exists u : \psi_\delta(u, q, q'))$




31

## Reachability of States

- Transformation of sets of states:
  - Determine the set of all direct successor states of a given set of states  $Q$  by means of the transformation function  $\delta$  :

$$Q' = \text{Suc}(Q, \delta) = \{q' \mid \exists q \text{ with } \psi_Q(q) \cdot \psi_\delta(q, q')\}$$

As we neglect the input in the above formulation, we use  $\psi_\delta(q, q') = (\exists u : \psi_\delta(u, q, q'))$




32

## Reachability of States

- Transformation of sets of states:
  - Determine the set of all direct successor states of a given set of states  $Q$  by means of the transformation function  $\delta$ :

$$Q' = \text{Suc}(Q, \delta) = \{q' \mid \exists q \text{ with } \psi_Q(q) \cdot \psi_\delta(q, q')\}$$

As we neglect the input in the above formulation, we use  $\psi_\delta(q, q') = (\exists u : \psi_\delta(u, q, q'))$



- Computation:
  - $h(q, q') = \psi_Q(q) \cdot \psi_\delta(q, q')$
  - $\psi_{Q'}(q') = (\exists q : h(q, q'))$
 } computation using OBDDs

33

## Reachability of States

- Fixed-point iteration
  - Start with the initial state, then determine the set of states that can be reached in one or more steps.

$$Q_0 = \{q_0\}$$

$$Q_{i+1} = Q_i \cup \text{Suc}(Q_i, \delta) \quad \text{until } Q_{i+1} = Q_i$$

$$\psi_{Q_{i+1}}(q') = \psi_{Q_i}(q') + (\exists q : \psi_{Q_i}(q) \cdot \psi_\delta(q, q'))$$


- Due to the finite number of states, the fixed-point exists and is reached in a finite number of steps (at most the diameter of the state diagram).
- Determine whether the fixed-point is reached or not can be done by comparing the OBDDs of the current set of reachable states.

34

## Reachability of States - Example

- Encode states  $(x_1, x_0) = \sigma(q)$ :

	$x_1$	$x_0$
$q_0$	0	0
$q_1$	0	1
$q_2$	1	0
$q_3$	1	1



- Encode transition relation  $\psi_\delta(q, q')$ :

	$x_1$	$x_0$	$x_1'$	$x_0'$
	0	0	0	1
	0	1	1	0
	1	0	0	1
	1	0	1	0
	1	1	1	0
	1	1	0	0


As a Boolean function:  $\psi_\delta(q, q') = \overline{x_0} \cdot (x_0 \cdot (x_1 + x_1') + x_1 \cdot x_1') + \overline{x_0} \cdot x_0' \cdot \overline{x_1}$

35

## Reachability of States - Example

- Encode states  $(x_1, x_0) = \sigma(q)$ :

	$x_1$	$x_0$
$q_0$	0	0
$q_1$	0	1
$q_2$	1	0
$q_3$	1	1




- Encode transition relation  $\psi_\delta(q, q')$ :

	$x_1$	$x_0$	$x_1'$	$x_0'$
	0	0	0	1
	0	1	1	0
	1	0	0	1
	1	0	1	0
	1	1	1	0
	1	1	0	0

As a Boolean function:  $\psi_\delta(q, q') = \overline{x_0} \cdot (x_0 \cdot (x_1 + x_1') + x_1 \cdot x_1') + \overline{x_0} \cdot x_0' \cdot \overline{x_1}$

36

## Reachability of States - Example



$$\psi_{Q_0}(q') = \overline{x_1} \cdot \overline{x_0}$$

$$\psi_{Q_1}(q') = \overline{x_1} \cdot \overline{x_0} + \overline{x_1} \cdot x_0 = \overline{x_1}$$

$$\psi_{Q_2}(q') = \overline{x_1} + (x_1 \cdot \overline{x_0} + \overline{x_1} \cdot x_0) = \overline{x_1} + \overline{x_0}$$

$$\psi_{Q_3}(q') = (\overline{x_1} + \overline{x_0}) + (\overline{x_1} + \overline{x_0}) = \overline{x_1} + \overline{x_0}$$

	$x_1$	$x_0$
$q_0$	0	0
$q_1$	0	1
$q_2$	1	0
$q_3$	1	1

37


## Overview

- Introduction
- Binary Decision Diagrams
  - Representation of Boolean Functions
  - Comparing two circuits
  - Representation of Sets
- **Finite Automata**
  - Reachability of States
  - **Comparing two finite automata**
  - Proving properties of finite automata
    - Computation Tree Logic (CTL)
    - Evaluating formulas
    - Verification of finite automata

38

## Comparison of Finite Automata

- For simplicity, we only consider Moore automata, i.e., the output depends on the current state only. The output function is  $\omega : Q \rightarrow \Sigma$  and  $y = \omega(q)$ .



- Strategy:
  - Compute the set of jointly reachable states.
  - Compare the output values of the two finite automata.

39

## Comparison of Finite Automata

- Computation of the joint transition function:

$$\psi_S(q_1, q_2, q'_1, q'_2) = (\exists u : \psi_{\omega_1}(u, q_1, q'_1) \cdot \psi_{\omega_2}(u, q_2, q'_2))$$

- Computation of the reachable states (method according to previous slides):

$$\psi_Q(q_1, q_2)$$

- Computation of the reachable output values:

$$\psi_Y(y_1, y_2) = (\exists q_1, q_2 : \psi_Q(q_1, q_2) \cdot \psi_{\omega_1}(q_1, y_1) \cdot \psi_{\omega_2}(q_2, y_2))$$

- If the following term is true, then the automata are not equivalent:

$$\exists y_1, y_2 : \psi_Y(y_1, y_2) \cdot (y_1 \neq y_2)$$


40

## Overview

- Introduction
- Binary Decision Diagrams
  - Representation of Boolean Functions
  - Comparing two circuits
  - Representation of Sets
- **Finite Automata**
  - Reachability of States
  - Comparing two finite automata
  - **Proving properties of finite automata**
    - **Computation Tree Logic (CTL)**
    - Evaluating formulas
    - Verification of finite automata

41

## Verification of Finite Automata - CTL

- Verify properties of a finite automaton, for example
  - Can we always reset the automaton?
  - Is every request followed by an acknowledgement?
  - Are both outputs always equivalent?
- Specification of the query in a formula of temporal logic. We use a simple form that is denoted as Computation Tree Logic (CTL).
- Let us start with a minimal set of operators.
  - Any atomic proposition is a CTL formula. 
  - Suppose that  $\phi_1, \phi_2$  are CTL formula. Then the following are as well:

$\neg\phi_1, \phi_1 + \phi_2, EX\phi_1, EG\phi_1, \phi_1 EU\phi_2$

42

## Verification of Finite Automata - CTL

- What is the meaning of the quantifiers?
  - $E\phi$ : "There exists at least one path from the current state where  $\phi$  holds"
  - $X\phi$ : " $\phi$  has to hold at the next state"
  - $G\phi$ : " $\phi$  has to hold on the entire subsequent path"
  - $\phi_1 U \phi_2$ : " $\phi_1$  has to hold *at least* until at some state  $\phi_2$  holds"
- There are more quantifiers, but they can be replaced by the above ones:
  - $F\phi$ : " $\phi$  eventually has to hold (somewhere on the subsequent path)"
  - $A\phi$ : " $\phi$  has to hold on all paths starting from the current state"
- Some rules:
 
$$AF\phi \equiv \neg EG(\neg\phi) \quad AX\phi \equiv \neg EX(\neg\phi) \quad AG\phi \equiv \neg EF(\neg\phi)$$

$$EF\phi \equiv \text{true} EU\phi \quad \phi_1 AU\phi_2 \equiv \neg[(\neg\phi_1)EU\neg(\phi_1 + \phi_2)] + EG(\neg\phi_2)$$

43


## Verification of Finite Automata - CTL

- Let "P" mean "I like chocolate" and Q mean "It's warm outside."
- "AG P": I will like chocolate from now on, no matter what happens.
  - "EF P": It's possible I may like chocolate some day, at least for one day.
  - "AF EG P": It's always possible (AF) that I will suddenly start liking chocolate for the rest of time.
  - "EG AF P": This is a critical time in my life. Depending on what happens next (E), it's possible that for the rest of time (G), there will always be some time in the future (AF) when I will like chocolate. However, if the wrong thing happens next, then all bets are off and there's no guarantee about whether I'll ever like chocolate.
  - "P AU Q": No matter what happens, I will like chocolate from now on. But when it gets warm outside, I don't know whether I still like it.

44

## Verification of Finite Automata - CTL

- Example Dining Philosophers: Five philosophers are sitting around a table, taking turns at thinking and eating.



- We shall express a couple of properties in CTL. Let us assume the following atomic propositions:
  - $e_i$ : philosopher  $i$  is currently eating

45

## Verification of Finite Automata - CTL

- “Philosophers 1 and 4 will never eat at the same time.”
- “Always every philosopher will get infinitely many turns to eat.”
- “Philosopher 2 will be the first to eat.”

46

## Verification of Finite Automata - CTL

- “Philosophers 1 and 4 will never eat at the same time.”

$$\mathbf{AG}\neg(e_1 \cdot e_4)$$

- “Always every philosopher will get infinitely many turns to eat.”

- “Philosopher 2 will be the first to eat.”

47

## Verification of Finite Automata - CTL

- “Philosophers 1 and 4 will never eat at the same time.”

$$\mathbf{AG}\neg(e_1 \cdot e_4)$$

- “Always every philosopher will get infinitely many turns to eat.”

$$\mathbf{AG}(\mathbf{AF}e_1 \cdot \mathbf{AF}e_2 \cdot \mathbf{AF}e_3 \cdot \mathbf{AF}e_4 \cdot \mathbf{AF}e_5)$$

- “Philosopher 2 will be the first to eat.”

48

## Verification of Finite Automata - CTL

- “Philosophers 1 and 4 will never eat at the same time.”

$$\mathbf{AG}\neg(e_1 \cdot e_4)$$

- “Always every philosopher will get infinitely many turns to eat.”

$$\mathbf{AG}(\mathbf{AF}e_1 \cdot \mathbf{AF}e_2 \cdot \mathbf{AF}e_3 \cdot \mathbf{AF}e_4 \cdot \mathbf{AF}e_5)$$

- “Philosopher 2 will be the first to eat.”

$$\neg(e_1 + e_3 + e_4 + e_5) \mathbf{AU} e_2$$

49


## Overview

- Introduction
- Binary Decision Diagrams
  - Representation of Boolean Functions
  - Comparing two circuits
  - Representation of Sets
- **Finite Automata**
  - Reachability of States
  - Comparing two finite automata
  - **Proving properties of finite automata**
    - Computation Tree Logic (CTL)
    - **Evaluating formulas**
    - Verification of finite automata

50

## Verification of Finite Automata - CTL


- Visualization of a transition system and its computation tree:



51


## Verification of Finite Automata - CTL

- We use the depicted computation tree as a running example.
- Moreover, we suppose that the black states satisfy  $p$  and the red states satisfy  $q$ . Then, the topmost state satisfies the given formula in the examples.




52


### Verification of Finite Automata - CTL




### Verification of Finite Automata - CTL



### Verification of Finite Automata - CTL




### Verification of Finite Automata - CTL





## Verification of Finite Automata

- Example for  $\text{EF}\phi$  : Compute  $\text{EF } q_2$



$$Q_0 = \llbracket \phi \rrbracket = \{q_2\}$$

$$Q_1 = \{q_2\} \cup \text{Pre}(\{q_2\}, \delta) = \{q_1, q_2, q_3\}$$

$$Q_2 = \{q_1, q_2, q_3\} \cup \text{Pre}(\{q_1, q_2, q_3\}, \delta) = \{q_0, q_1, q_2, q_3\}$$

$$Q_3 = \{q_0, q_1, q_2, q_3\} \cup \text{Pre}(\{q_0, q_1, q_2, q_3\}, \delta) = \{q_0, q_1, q_2, q_3\}$$

$$\llbracket \text{EF } q_2 \rrbracket = Q_3 = \{q_0, q_1, q_2, q_3\}$$

$$\{q' \mid \exists q \text{ with } \psi_Q(q) \cdot \psi_\delta(q', q)\} = \{q_1, q_2, q_3\}$$

As  $q_0 \in \llbracket \text{EF } q_2 \rrbracket = \{q_0, q_1, q_2, q_3\}$ , the CTL formula  $\text{EF } q_2$  is true.

61

## Verification of Finite Automata

- $\text{EG}\phi$ : The idea here is to start with the set of initial states for which the formula  $\phi$  is true. Then we cut this set with the set of predecessor states. For the resulting set of states we do the same, ..., until we reach a fixed-point. The corresponding operations can be done using BDDs (as described before).


$$Q_0 = \llbracket \phi \rrbracket$$

$$Q_i = Q_{i-1} \cap \text{Pre}(Q_{i-1}, \delta) \quad \text{for all } i > 1 \text{ until a fixed-point is reached}$$

62

## Verification of Finite Automata

- Example for  $\text{EG}\phi$  : Compute  $\text{EG } q_2$



$$Q_0 = \llbracket \phi \rrbracket = \{q_2\}$$

$$Q_1 = \{q_2\} \cap \text{Pre}(\{q_2\}, \delta) = \{q_2\}$$

$$Q_2 = \{q_2\} \cup \text{Pre}(\{q_2\}, \delta) = \{q_2\}$$

$$\llbracket \text{EG } q_2 \rrbracket = Q_2 = \{q_2\}$$

$$\{q' \mid \exists q \text{ with } \psi_Q(q) \cdot \psi_\delta(q', q)\} = \{q_1, q_2, q_3\}$$

As  $q_0 \notin \llbracket \text{EG } q_2 \rrbracket = \{q_2\}$ , the CTL formula  $\text{EG } q_2$  is not true.

63

## Verification of Finite Automata

- $\phi_1 \text{EU} \phi_2$ : The idea here is to start with the set of initial states for which the formula  $\phi_2$  is true. Then we add to this set the set of predecessor states for which the formula  $\phi_1$  is true. For the resulting set of states we do the same, ..., until we reach a fixed-point. The corresponding operations can be done using BDDs (as described before).


$$Q_0 = \llbracket \phi_2 \rrbracket$$

$$Q_i = Q_{i-1} \cup (\text{Pre}(Q_{i-1}, \delta) \cap \llbracket \phi_1 \rrbracket) \quad \text{for all } i > 1 \text{ until a fixed-point is reached}$$

64

## Verification of Finite Automata

- Example for  $\phi_1 EU \phi_2$ : Compute  $q_0 EG q_1$   $\{q' \mid \exists q \text{ with } \psi_Q(q) \cdot \psi_S(q', q)\} = \{q_0, q_2\}$



$$Q_0 = \llbracket q_1 \rrbracket = \{q_1\}$$

$$Q_1 = \{q_1\} \cup (\text{Pre}(\{q_1\}, \delta) \cap \{q_0\}) = \{q_0, q_1\}$$

$$Q_2 = \{q_0, q_1\} \cup (\text{Pre}(\{q_0, q_1\}, \delta) \cap \{q_0\}) = \{q_0, q_1\}$$

$$\llbracket q_0 EU q_1 \rrbracket = Q_2 = \{q_0, q_1\}$$

As  $q_0 \in \llbracket q_0 EU q_1 \rrbracket = \{q_0, q_1\}$ , the CTL formula  $q_0 EG q_1$  is true.

65


## Overview

- Introduction
- Binary Decision Diagrams
  - Representation of Boolean Functions
  - Comparing two circuits
  - Representation of Sets
- Finite Automata
  - Reachability of States
  - Comparing two finite automata
- Proving properties of finite automata
  - Computation Tree Logic (CTL)
  - Evaluating formulas
  - Verification of finite automata

66


## Verification of Finite Automata - Example

- Modeling and verification of a simple ATM-Money-Withdrawal protocol.
- We use the tool Uppaal
  - freely available
  - much more general modeling and verification possibilities than what we use here
  - can be used to verify timed behavior of discrete event systems



67

## ATM without Cancel




68

# ATM with Cancel

```

A[] Eric.IDLE imply (Bank.Money imply Pocket.No_money)
E<> Pocket.Money
A[] Eric.IDLE imply (Bank.No_money imply Pocket.Money)
    
```



counter example

