Discrete Event Systems

- Verification of Finite Automata -

Lothar Thiele







Overview

- Introduction
- Binary Decision Diagrams
 - Representation of Boolean Functions
 - Comparing two circuits
 - Representation of Sets
- Finite Automata
 - Reachability of States
 - Comparing two finite automata
 - Proving properties of finite automata
 - Computation Tree Logic (CTL)
 - Evaluating formulas
 - Verification of finite automata

What can finite automata be used for?





Questions:


- Does the system specification model the desired behavior correctly?
- Do implementation and specification describe the same behavior?
- Can the system enter an undesired (or dangerous) state?

Possible solutions:

- Simulation (sometimes also called validation): Unless the simulation is exhaustive, i.e., all possible input sequences are tested, the result is not trustworthy. In general, simulation can only show the presence of errors but not the absence (correctness).
- Formal analysis (sometimes also called verification): Formal (unambiguous) proof of correctness.

this is what we will do

- Due to the finite number of states, proving properties of a finite state machine can be done by enumeration.
- As computer systems have finite memory, properties of processors (and embedded systems in general) could be shown in principle.
- But is enumeration a reasonable approach in practice?



memory	number of states
8 Bit	256
32 Bit	4 10 ⁹
1KBit	10 ³⁰⁰
1MBit	10300000
1GBit	10300 000 000

Verification of Finite Automata

- There have been **major breakthroughs** in recent years on the verification of finite automata with very large state spaces. Prominent methods are based on
 - symbolic model checking via binary decision diagrams (covered in this course) and
 - transformation to a **Boolean Satisfiability** (SAT) problem (not covered in this course).
- Symbolic model checking is a method of verifying temporal properties of finite (and sometimes infinite) state systems that relies on a symbolic representation of sets, typically as Binary Decision Diagrams (BDD's).
- **Verification** is used in industry for proving the correctness of complex digital circuits (control, arithmetic units, cache coherence), safety-critical software and embedded systems (traffic control, train systems, security protocols).

7

Recap Finite Automata (now with output)

A finite automaton (FA) with output is a 5-tuple $(Q, \Sigma, \delta, \omega, q_0)$ where


Q is a finite set called the states,

 Σ is a finite set called the alphabet,

 $\delta: Q \times \Sigma \to Q$ is the transformation function,


 $\omega: Q \times \Sigma \to \Sigma$ is the output function, and

 $q_0 \in Q$ is the start state.




Verification Scenarios

• Comparison of specification and implementation



Proving properties



.

Overview

- Introduction
- Binary Decision Diagrams
 - Representation of Boolean Functions
 - Comparing two circuits
 - Representation of Sets
- Finite Automata
 - Reachability of States
 - Comparing two finite automata
 - Proving properties of finite automata
 - Computation Tree Logic (CTL)
 - Evaluating formulas
 - Verification of finite automata


1

Basic concept of verification using BDDs

- BDDs represent Boolean functions.
- Therefore, they can be used to describe sets of states and transformation relations.
- Due to the unique representation of Boolean functions, BDDs can be used to proof equivalence between Boolean functions or between sets of states.
- BDDs can easily and efficiently be manipulated.


Binary Decision Diagrams (BDD)


- Concept
 - Data structure that allows to represent Boolean functions.
 - The representation is unique for a given ordering of variables.



red: 1 green: 0

- Structure
 - BDDs contain "decision nodes" which are labeled with variable names.
 - Edges are labeled with input values.
 - Leaves are labeled with output values.





red: 1 green: 0

13

Decomposition

• BDDs are based on the Boole-Shannon-Decomposition:


$$f = \overline{x} \cdot f \mid_{x=0} + x \cdot f \mid_{x=1}$$

(we sometimes use + for logical or and · for logical and)

• A Boolean function has two co-factors for each variable, one for each valuation:


• $f|_{x=0}$: remaining function for x=0

• $f|_{x=1}$: remaining function for x=1



Variable Order

- BDDs are unique for a given ordering of variables.
- Therefore, this class (variable ordering fixed) is also called Ordered Binary Decision Diagrams (OBDD).
- The ordering is essential for the size of a BDD.



1


Calculating with BDDs

- **RESTRICT**: Given BDD for f , determine BDD for $f|_{x=k}$.
 - Delete all edges that represent ${m x}=\overline{{m k}}$.
 - Remove all nodes that represent x; for every pair of edges (a, x), (x, b) include a new edge (a,b) and remove the old ones.
- ullet SIMPLIFY: Given BDD for f , determine simplified BDD for f .
 - Merge equivalent leaves
 - Merge isomorphic nodes, i.e., nodes that represent the same Boolean function.
 - Eliminate redundant nodes.

Calculating with BDDs

- APPLY: Given BDDs for f and g , determine a BDD for $f \diamond g$ for some operation \diamond .
 - Combine the two BDDs recursively based on the following relation:

$$f \diamond g = \overline{x} \cdot (f \mid_{x=0} \diamond g \mid_{x=0}) + x \cdot (f \mid_{x=1} \diamond g \mid_{x=1})$$



Boolean functions can be converted to BDDs step by step using APPLY.

$$y=(x_1 o x_2)\otimes x_3 \longrightarrow egin{array}{c} y_1=(x_1 o x_2)\ y=y_1\otimes x_3 \end{array}$$

17

Calculating with BDDs

- Digital circuits are first converted to a Boolean expression, e.g., first sort the gates topologically and then construct the expression from the end.
- Quantifiers are constructed by **APPLY** and **RESTRICT**:

$$(\exists x: f) \quad \Leftrightarrow \quad (f\mid_{x=0} + f\mid_{x=1})$$

$$(\forall x: f) \Leftrightarrow (f|_{x=0} \cdot f|_{x=1})$$

$$(\exists x_1, x_2 : f) \Leftrightarrow (\exists x_1 (\exists x_2 : f))$$


$$(\forall x_1, x_2: f) \quad \Leftrightarrow \quad (\forall x_1 \ (\forall x_2: f))$$

Overview

- Introduction
- **Binary Decision Diagrams**
 - Representation of Boolean Functions
 - Comparing two circuits
 - Representation of Sets
- Finite Automata
 - Reachability of States
 - Comparing two finite automata
 - Proving properties of finite automata
 - Computation Tree Logic (CTL)
 - Evaluating formulas
 - Verification of finite automata

Comparison using BDDs

- Boolean (combinatorial) circuits: Compare specification and implementation, or compare two implementations.
- Method:
 - Representation of the two systems in OBDDs, e.g., by applying the **APPLY** operator repeatedly.
 - Compare the structures of the OBDDs.
- Example:



Overview

- Introduction
- Binary Decision Diagrams
 - Representation of Boolean Functions
 - Comparing two circuits
 - Representation of Sets
- Finite Automata
 - Reachability of States
 - · Comparing two finite automata
 - Proving properties of finite automata
 - Computation Tree Logic (CTL)
 - Evaluating formulas
 - Verification of finite automata

21

Sets and Relations

characteristic function of subset *A*


- Representation of a subset $A \subseteq E$:
 - Binary encoding $\sigma(e)$ of all elements $e \in E$.
 - Subset A is represented by: $a \in A \Leftrightarrow \psi_A(\sigma(a))$
 - Stepwise construction of the BDD corresponding to some subset:

$$c \in A \cap B \quad \Leftrightarrow \quad \psi_A(\sigma(c)) \cdot \psi_B(\sigma(c))$$

$$c \in A \cup B \quad \Leftrightarrow \quad \psi_A(\sigma(c)) + \psi_B(\sigma(c))$$

$$c \in A \setminus B \quad \Leftrightarrow \quad \psi_A(\sigma(c)) \cdot \overline{\psi_B(\sigma(c))}$$

$$c \in E \setminus A \quad \Leftrightarrow \quad \overline{\psi_A(\sigma(c))}$$




• Example:
$$\forall e \in E: \ \sigma(e) = (x_1, x_0)$$

$$\sigma(e_0) = (0, 0) \quad \sigma(e_1) = (0, 1) \quad \sigma(e_2) = (1, 0) \quad \sigma(e_3) = (1, 1)$$

$$\psi_A = x_0 \otimes x_1 \quad \Leftrightarrow \quad A = \{(0, 1), (1, 0)\}$$

Sets and Relations using BDDs

- Representation of a relation $R \subseteq A \times B$:
 - Binary encoding $\sigma(a)$, $\sigma(b)$ of all elements $a \in A$, $b \in B$
 - Representation of $m{R}$:




Overview

- Introduction
- Binary Decision Diagrams
 - Representation of Boolean Functions
 - Comparing two circuits
 - Representation of Sets
- Finite Automata
 - Reachability of States
 - Comparing two finite automata
 - Proving properties of finite automata
 - Computation Tree Logic (CTL)
 - Evaluating formulas
 - Verification of finite automata

2.

- Problem: Is a state $q \in Q$ reachable by a sequence of state transitions?
- Method:
 - Represent set of states and the transformation relation as OBDDs.
 - Use these representations to transform set of sets. Set Q_i corresponds to the set of states reachable after i transitions.
 - Iterate the transformation until a fixed-point is reached, i.e., until the set of states does not change anymore (steady-state).
- Example:



But drawing state-diagrams is not feasible in general.

But drawing state-diagrams is not feasible in general.



- 1. Work with sets of states
- 2. Use characteristic functions to represent sets of states
- 3. Use BDDs to encode characteristic functions

27


Reachability of States

- Transformation of sets of states:
 - Determine the set of all direct successor states of a given set of states Q by means of the transformation function δ :

$$Q'=\operatorname{Suc}(Q,\delta)=\{q'\,|\,\exists q ext{ with } \psi_Q(q)\cdot\psi_\delta(q,q')\}$$
 As we neglect the input in the above formulation, we use $\psi_\delta(q,q')=(\exists u:\psi_\delta(u,q,q'))$

- Transformation of sets of states:
 - Determine the set of all direct successor states of a given set of states Q by means of the transformation function δ :


 $Q'=\operatorname{Suc}(Q,\delta)=\{q'\,|\,\exists q ext{ with } \psi_Q(q)\cdot\psi_\delta(q,q')\}$ As we neglect the input in the above formulation, we use $\psi_\delta(q,q')=(\exists u:\psi_\delta(u,q,q'))$



Reachability of States


- Transformation of sets of states:
 - Determine the set of all direct successor states of a given set of states Q by means of the transformation function δ :

$$Q'=\operatorname{Suc}(Q,\delta)=\{q'\,|\,\exists q ext{ with } \psi_Q(q)\cdot\psi_\delta(q,q')\}$$
 As we neglect the input in the above formulation, we use $\psi_\delta(q,q')=(\exists u:\psi_\delta(u,q,q'))$



- Transformation of sets of states:
 - Determine the set of all direct successor states of a given set of states Q by means of the transformation function δ :


$$Q'=\operatorname{Suc}(Q,\delta)=\{q'\,|\,\exists q ext{ with } \psi_Q(q)\cdot\psi_\delta(q,q')\}$$
 As we neglect the input in the above formulation, we use $\psi_\delta(q,q')=(\exists u:\psi_\delta(u,q,q'))$




Reachability of States


- Transformation of sets of states:
 - Determine the set of all direct successor states of a given set of states Q by means of the transformation function δ:

$$Q'=\operatorname{Suc}(Q,\delta)=\{q'\,|\,\exists q \text{ with } \psi_Q(q)\cdot\psi_\delta(q,q')\}$$
 As we neglect the input in the above formulation, we use $\psi_\delta(q,q')=(\exists u:\psi_\delta(u,q,q'))$




- Transformation of sets of states:
 - Determine the set of all direct successor states of a given set of states Q by means of the transformation function δ :





Reachability of States

- Problem: Is a state $q \in Q$ reachable by a sequence of state transitions?
- Method:
 - Represent set of states and the transformation relation as OBDDs.
 - Use these representations to transform set of sets. Set Q_i corresponds to the set of states reachable after i transitions.
 - Iterate the transformation until a fixed-point is reached, i.e., until the set of states does not change anymore (steady-state).
- Example:



- Fixed-point iteration
 - Start with the initial state, then determine the set of states that can be reached in one or more steps.

$$egin{aligned} Q_0 &= \{q_0\} \ Q_{i+1} &= Q_i \cup \operatorname{Suc}(Q_i, \delta) & igotimes & \operatorname{until} Q_{i+1} &= Q_i \ igotimes & \psi_{Q_{i+1}}(q') &= \psi_{Q_i}(q') + (\exists q \,:\, \psi_{Q_i}(q) \cdot \psi_{\delta}(q, q')) \end{aligned}$$

- Due to the finite number of states, the fixed-point exists and is reached in a finite number of steps (at most the diameter of the state diagram).
- Determine whether the fixed-point is reached or not can be done by comparing the OBDDs of the current set of reachable states.

35

Reachability of States - Example

• Encode states $(x_1, x_0) = \sigma(q)$:

<i>x</i> ₁	<i>x</i> ₀	
0	0	-
0	1	-
1	0	
1	1	
	0 0 1	0 0 0 1 1 0

• Encode transition relation $\psi_{\delta}(q,q')$:

<i>X</i> ₁	<i>x</i> ₀	x_1'	x_0'
0	0	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	1	0
1	1	0	0

As a Boolean function:
$$\psi_{\delta}(q,q')=\overline{x_0'}\cdot(x_0\cdot(x_1+x_1')+x_1\cdot x_1')+\overline{x_0}\cdot x_0'\cdot\overline{x_1'}$$

Reachability of States - Example

• Encode states $(x_1, x_0) = \sigma(q)$:

	<i>x</i> ₁	<i>x</i> ₀
q_0	0	0
q_1	0	1
q_2	1	0
q_3	1	1

• Encode transition relation $\psi_{\delta}(q,q')$:

<i>x</i> ₁	<i>x</i> ₀	x_1'	x_0'
0	0	0	1
0	1	1	0
1	0	0	1
1	0	1	0 /
1	1	1	0
1	1	0	0

As a Boolean function: $\psi_{\delta}(q,q')=\overline{x_0'}\cdot(x_0\cdot(x_1+x_1')+x_1\cdot x_1')+\overline{x_0}\cdot x_0'\cdot\overline{x_1'}$


3

Reachability of States - Example

$$Q_0 = \{q_0\}$$
 $Q_1 = Q_0 \cup \{q_1\}$ $Q_2 = Q_1 \cup \{q_1, q_2\}$ $Q_3 = Q_2 \cup \{q_1, q_2\}$
 $q_0 = q_0 \qquad q_0 \qquad q_0 \qquad q_0 \qquad q_0 \qquad q_0$

$$\psi_{Q_0}(q') = \overline{x_1'} \cdot \overline{x_0'}$$

$$\psi_{Q_1}(q') = \overline{x_1'} \cdot \overline{x_0'} + \overline{x_1'} \cdot x_0' = \overline{x_1'}$$



$$\psi_{oldsymbol{Q}_2}(q') = \overline{x_1'} + (x_1' \cdot \overline{x_0'} + \overline{x_1'} \cdot x_0') = \overline{x_1'} + \overline{x_0'}$$
 $\psi_{oldsymbol{Q}_3}(q') = (\overline{x_1'} + \overline{x_0'}) + (\overline{x_1'} + \overline{x_0'}) = \overline{x_1'} + \overline{x_0'}$


Overview

- Introduction
- Binary Decision Diagrams
 - Representation of Boolean Functions
 - Comparing two circuits
 - Representation of Sets
- Finite Automata
 - Reachability of States
 - Comparing two finite automata
 - Proving properties of finite automata
 - Computation Tree Logic (CTL)
 - Evaluating formulas
 - Verification of finite automata

3

Comparison of Finite Automata

• For simplicity, we only consider Moore automata, i.e., the output depends on the current state only. The output function is $\omega:Q\to\Sigma$ and $y=\omega(q)$.



- Strategy:
 - Compute the set of jointly reachable states.
 - Compare the output values of the two finite automata.

Comparison of Finite Automata

• Computation of the joint transition function:

$$\psi_{\delta}(q_1,q_2,q_1',q_2') = (\exists u \,:\, \psi_{\omega_1}(u,q_1,q_1') \cdot \psi_{\omega_2}(u,q_2,q_2'))$$

• Computation of the reachable states (method according to previous slides):

$$\psi_Q(q_1,q_2)$$

• Computation of the reachable output values:

$$\psi_Y(y_1,y_2) = (\exists q_1,q_2 \,:\, \psi_Q(q_1,q_2) \cdot \psi_{\omega_1}(q_1,y_1) \cdot \psi_{\omega_2}(q_2,y_2))$$

• The automata are not equivalent iff the following term is true:

$$\exists y_1, y_2 \, : \, \psi_Y(y_1, y_2) \cdot (y_1 \neq y_2)$$


41

Overview


- Introduction
- Binary Decision Diagrams
 - Representation of Boolean Functions
 - Comparing two circuits
 - Representation of Sets
- Finite Automata
 - Reachability of States
 - Comparing two finite automata
 - Proving properties of finite automata
 - Computation Tree Logic (CTL)
 - Evaluating formulas
 - Verification of finite automata

Verification Scenarios

Comparison of specification and implementation



Proving properties



43

Verification of Finite Automata - CTL

- Verify properties of a finite automaton, for example
 - Can we always reset the automaton?
 - Is every request followed by an acknowledgement?
 - Are both outputs always equivalent?
- Specification of the query in a formula of temporal logic. We use a simple form that is denoted as Computation Tree Logic (CTL).
- Let us start with a minimal set of operators. The light is on.
 Any atomic proposition is a CTL formula.
 - Suppose that ϕ_1,ϕ_2 are CTL formula. Then the following are as well:


$$\neg \phi_1$$
, $\phi_1 + \phi_2$, $EX\phi_1$, $EG\phi_1$, $\phi_1EU\phi_2$

- What is the meaning of the quantifiers?
 - E^{ϕ} : "There exists at least one path from the current state where ϕ holds"
 - X^{\$\phi\$}: "\$\phi\$ has to hold at the next state"
 - G^φ: "^φ has to hold on the entire subsequent path"
 - $\phi_1 U^{\phi_2}$: " ϕ_1 has to hold at least until at some state ϕ_2 holds"
- There are more quantifiers, but they can be replaced by the above ones:
 - F^{\phi}: "\phi eventually has to hold (somewhere on the subsequent path)
 - A^φ: "^φ has to hold on all paths starting from the current state"
- Some rules: $\mathbf{AF}\phi \equiv \neg \mathbf{EG}(\neg \phi)$ $\mathbf{AX}\phi \equiv \neg \mathbf{EX}(\neg \phi)$ $\mathbf{AG}\phi \equiv \neg \mathbf{EF}(\neg \phi)$ $\mathbf{EF}\phi \equiv \mathbf{true}\,\mathbf{EU}\phi$ $\phi_1\mathbf{AU}\phi_2 \equiv \neg[(\neg \phi_1)\mathbf{EU}\neg(\phi_1+\phi_2)]+\mathbf{EG}(\neg \phi_2)$

.


Verification of Finite Automata - CTL

• Visualization of a transition system and its computation tree:




...


- We use the depicted computation tree as a running example.
- Moreover, we suppose that the black states satisfy *p* and the red states satisfy *q*. Then, the topmost state satisfies the given formula in the examples.





47

Verification of Finite Automata - CTL












4

Verification of Finite Automata - CTL








Verification of Finite Automata - CTL

Let "P" mean "I like chocolate" and Q mean "It's warm outside."

- "AG P": I will like chocolate from now on, no matter what happens.
- "EF P": It's possible I may like chocolate some day, at least for one day.
- "AF EG P": It's always possible (AF) that I will suddenly start liking chocolate for the rest of time.
- "EG AF P": This is a critical time in my life. Depending on what happens next (E), it's possible that for the rest of time (G), there will always be some time in the future (AF) when I will like chocolate. However, if the wrong thing happens next, then all bets are off and there's no guarantee about whether I'll ever like chocolate.
- "P AU Q": No matter what happens, I will like chocolate from now on. But when it gets warm outside, I don't know whether I still like it.

 Example Dining Philosophers: Five philosophers are sitting around a table, taking turns at thinking and eating.



- We shall express a couple of properties in CTL. Let us assume the following atomic propositions:
 - e_i : philosopher i is currently eating

5

Verification of Finite Automata - CTL

- "Philosophers 1 and 4 will never eat at the same time."
- "Always every philosopher will get infinitely many turns to eat."
- "Philosopher 2 will be the first to eat."

• "Philosophers 1 and 4 will never eat at the same time."

$$AG \neg (e_1 \cdot e_4)$$

- "Always every philosopher will get infinitely many turns to eat."
- "Philosopher 2 will be the first to eat."

5

Verification of Finite Automata - CTL

• "Philosophers 1 and 4 will never eat at the same time."

$$AG \neg (e_1 \cdot e_4)$$

• "Always every philosopher will get infinitely many turns to eat."

$$AG(AFe_1 \cdot AFe_2 \cdot AFe_3 \cdot AFe_4 \cdot AFe_5)$$

• "Philosopher 2 will be the first to eat."

• "Philosophers 1 and 4 will never eat at the same time."

$$AG \neg (e_1 \cdot e_4)$$

• "Always every philosopher will get infinitely many turns to eat."

$$AG(AFe_1 \cdot AFe_2 \cdot AFe_3 \cdot AFe_4 \cdot AFe_5)$$

• "Philosopher 2 will be the first to eat."

$$\neg (e_1 + e_3 + e_4 + e_5) \text{ AU } e_2$$

57

Overview

- Introduction
- Binary Decision Diagrams
 - Representation of Boolean Functions
 - Comparing two circuits
 - Representation of Sets
- Finite Automata
 - Reachability of States
 - Comparing two finite automata
 - · Proving properties of finite automata
 - Computation Tree Logic (CTL)
 - Evaluating formulas
 - Verification of finite automata

• In order to compute CTL formula, we first define $[\![\phi]\!]$ as the set of all initial states of the finite automaton for which CTL formula ϕ is true. Then we can say that a finite automaton with initial state q_0 satisfies ϕ iff

$$q_0 \in \llbracket \phi \rrbracket$$

- Now, we can use our "trick": computing with sets of states!
 - $\psi_{\llbracket \phi \rrbracket}(q)$ is true if the state q is in the set $\llbracket \phi \rrbracket$, i.e., it is an initial state for which the CTL formula is true.
 - Therefore, we can also say

$$q_0 \in \llbracket \phi \rrbracket \quad \equiv \quad \psi_{\llbracket \phi \rrbracket}(q_0) \qquad \text{characteristic function}$$

- When we compute the CTL-formulas, we start from the innermost terms.
- We suppose that every state has at least one successor state (could be itself).

Verification of Finite Automata


- We now show how to compute some operators in CTL. All others can be determined using the equivalence relations between operators that we listed earlier.
 - $\mathbf{EX}\phi$: Let us first define the set of predecessor states of Q, i.e., the set of states that lead in one transition to a state in Q:

$$Q' = \operatorname{Pre}(Q, \delta) = \{q' \, | \, \exists q ext{ with } \psi_{\delta}(q', q) \cdot \psi_{Q}(q) \}$$

Suppose that Q is the set of initial states for which the formula ϕ is true. Then we can write

sets {
$$Q = \llbracket \phi \rrbracket$$
 \longrightarrow $Q' = \llbracket EX\phi \rrbracket = Pre(\llbracket \phi \rrbracket, \delta)$ \uparrow \downarrow characteristic functions { $\psi_Q(q)$ \longrightarrow $\psi_{Q'}(q') = (\exists q : \psi_Q(q) \cdot \psi_\delta(q', q))$

• Example for $\mathbf{E}\mathbf{X}\boldsymbol{\phi}$: Compute EX q_2



As $q_0 \notin \llbracket \mathbf{E} \mathbf{X} q_2 \rrbracket = \{q_1, q_2, q_3\}$, the CTL formula EX q_2 is not true.


6

Verification of Finite Automata

• **EF** ϕ : The idea here is to start with the set of initial states for which the formula ϕ is true. Then we add to this set the set of predecessor states. For the resulting set of states we do the same,, until we reach a fixed-point. The corresponding operations can be done using BDDs (as described before).

$$Q_0 = \llbracket \phi
Vert$$
 $Q_i = Q_{i-1} \cup \Pr(Q_{i-1}, \delta)$ for all $i>1$ until a fixed-point Q' is reached $\llbracket \mathrm{EF} \phi
Vert = Q'$

• Example for $ext{EF}\phi$: Compute EF q_2 $\{q'\mid \exists q ext{ with } \psi_Q(q)\cdot\psi_\delta(q',q)\}=\{q_1,q_2,q_3\}$



$$\begin{split} Q_0 &= \llbracket q_2 \rrbracket = \{q_2\} \\ Q_1 &= \{q_2\} \cup \operatorname{Pre}(\{q_2\}, \delta) = \{q_1, q_2, q_3\} \\ Q_2 &= \{q_1, q_2, q_3\} \cup \operatorname{Pre}(\{q_1, q_2, q_3\}, \delta) = \{q_0, q_1, q_2, q_3\} \\ Q_3 &= \{q_0, q_1, q_2, q_3\} \cup \operatorname{Pre}(\{q_0, q_1, q_2, q_3\}, \delta) = \{q_0, q_1, q_2, q_3\} \\ \llbracket \operatorname{EF} q_2 \rrbracket &= Q_3 = \{q_0, q_1, q_2, q_3\} \end{split}$$

As $q_0 \in \llbracket \mathbf{EF} q_2
rbracket = \{q_0, q_1, q_2, q_3\}$, the CTL formula EF q_2 is true.

63


Verification of Finite Automata

• **EG** ϕ : The idea here is to start with the set of initial states for which the formula ϕ is true. Then we cut this set with the set of predecessor states. For the resulting set of states we do the same,, until we reach a fixed-point. The corresponding operations can be done using BDDs (as described before).

$$Q_0 = \llbracket \phi
Vert$$
 $Q_i = Q_{i-1} \cap \operatorname{Pre}(Q_{i-1}, \delta)$ for all $i > 1$ until a fixed-point is reached

• Example for $\mathbf{EG}\phi$: Compute EG q_2

 $\psi_Q(q'\mid \exists q ext{ with } \psi_Q(q)\cdot\psi_\delta(q',q)\}=\{q_1,q_2,q_3\}$



$$egin{aligned} Q_0 &= \llbracket q_2
rbracket = \{q_2\} & \ Q_1 &= \{q_2\} \cap \operatorname{Pre}(\{q_2\}, \delta) = \{q_2\} \ Q_2 &= \{q_2\} \cup \operatorname{Pre}(\{q_2\}, \delta) = \{q_2\} \end{aligned}$$
 $egin{aligned} \llbracket \operatorname{EG}q_2
rbracket = Q_2 = \{q_2\} \end{aligned}$

As $q_0 \notin \llbracket \mathbf{EG}q_2 \rrbracket = \{q_2\}$, the CTL formula EG q_2 is not true.

65

Verification of Finite Automata

• $\phi_1 EU \phi_2$: The idea here is to start with the set of initial states for which the formula ϕ_2 is true. Then we add to this set the set of predecessor states for which the formula ϕ_1 is true. For the resulting set of states we do the same,, until we reach a fixed-point. The corresponding operations can be done using BDDs (as described before).

$$Q_0 = \llbracket \phi_2
rbracket$$
 $Q_i = Q_{i-1} \cup (\operatorname{Pre}(Q_{i-1}, \delta) \cap \llbracket \phi_1
rbracket)$ for all $i > 1$ until a fixed-point is reached

Like $\mathbf{EF}\phi_2$, the only difference is that on our path backwards, we always make sure that also ϕ_1 holds.

• Example for $\phi_1\mathrm{EU}\phi_2$: Compute q_0 EU q_1 $\{q'\mid \exists q \text{ with } \psi_Q(q)\cdot\psi_\delta(q',q)\}=\{q_0,q_2\}$ $Q_0=\llbracket q_1\rrbracket=\{q_1\}$ $Q_1=\{q_1\}\cup(\mathrm{Pre}(\{q_1\},\delta)\cap\{q_0\})=\{q_0,q_1\}$

$$egin{aligned} Q_2 &= \{q_0,q_1\} \cup (\operatorname{Pre}(\{q_0,q_1\},\delta) \cap \{q_0\}) = \{q_0,q_1\} \ & \|q_0 \mathrm{EU}q_1\| = Q_2 = \{q_0,q_1\} \ & \{q_0,q_2,q_3\} \end{aligned}$$

As
$$\ q_0 \in [\![q_0 \mathbf{EU} q_1]\!] = \{q_0, q_1\}$$
, the CTL formula q_0 EG q_1 is true.


6

Overview


- Introduction
- Binary Decision Diagrams
 - Representation of Boolean Functions
 - Comparing two circuits
 - Representation of Sets
- Finite Automata
 - Reachability of States
 - · Comparing two finite automata
 - · Proving properties of finite automata
 - Computation Tree Logic (CTL)
 - Evaluating formulas
 - · Verification of finite automata

Verification of Finite Automata - Example

- Modeling and verification of a simple ATM-Money-Withdrawal protocol.
- We use the tool Uppaal
 - freely available
 - much more general modeling and verification possibilities than what we use here
 - can be used to verify timed behavior of discrete event systems



ATM without Cancel



ATM with Cancel

